







FIG. 3

```
DEF_CLOCK( K_CORE_CLK, clk );  
DEF_USTORE( 312.ram_ustore, ustore );  
DEF_ARRAY( 312.TE_GPR_AREG_FILE, gpr_a_regs );
```

FIG. 4A

```
DEF_CLOCK( K_CORE_CLK, clk );  
DEF_USTORE( 314.ram_ustore, ustore );  
DEF_ARRAY( 314.TE_GPR_AREG_FILE, gpr_a_regs );
```

FIG. 4B

```
S_hw_config_chip *chip = new S_hw_config_chip( m_sim, this );  
m_sim->m_hw_config_root->link_chip( chip );  
  
S_hw_config_hw_unit *group = new S_hw_config_hw_unit();  
chip->link_subunit( group );  
  
S_hw_config_useq *useq = new S_hw_config_useq_fbox();  
group->link_subunit( useq );  
  
useq->associate_ustore( ustore, S_CONFIG_ARRAY__ME_USTORE );  
useq->associate_array( gpr_a_regs, S_CONFIG_ARRAY__GPR_A );
```

FIG. 5

```
S_hw_config_chip *chip;  
S_hw_config_hw_unit *subunit, *subunit_lower;  
S_hw_config_sim *root;  
S_hw_config_array *array;  
  
int matches;  
  
root = S_sim::getsim()->m_hw_config_root;  
chip = root->m_chip_table[0];  
subunit = chip->m_subunit_table[0];  
  
root->find_unique_array( S_CONFIG_ARRAY__ME_USTORE,  
&matches );  
  
root->find_unique_array( S_CONFIG_ARRAY__GPR_A,  
&matches );
```

FIG. 6